
# INTEGRATED CIRCUITS



Product data sheet Supersedes data of 2003 Apr 02 2004 Jun 25





### PCA9564



### FEATURES

- Parallel-bus to I<sup>2</sup>C-bus protocol converter and interface
- Both master and slave functions
- Multi-master capability
- Internal oscillator reduces external components
- Operating supply voltage 2.3 V to 3.6 V
- 5 V tolerant I/Os
- Standard and fast mode I<sup>2</sup>C capable and compatible with SMBus
- ESD protection exceeds 2000 V HEM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceed 100 mA.
- Packages offered: DIP20, SO20, TSSOP20, HVQFN20

### **APPLICATIONS**

- Add I<sup>2</sup>C-bus port to controllers/processors that do not have one
- Add additional I<sup>2</sup>C-bus ports to controllers/processors that need multiple I<sup>2</sup>C-bus ports
- Higher frequency, lower voltage migration path for the PCF8584
- Converts 8 bits of parallel data to serial data stream to prevent having to run a large number of traces across the entire PC board

### DESCRIPTION

The PCA9564 is an integrated circuit designed in CMOS technology that serves as an interface between most standard parallel-bus microcontrollers/microprocessors and the serial I<sup>2</sup>C-bus and allows the parallel bus system to communicate bi-directionally with the I<sup>2</sup>C-bus. The PCA9564 can operate as a master or a slave and can be a transmitter or receiver. Communication with the I<sup>2</sup>C-bus is carried out on a byte-wise basis using interrupt or polled handshake. The PCA9564 controls all the I<sup>2</sup>C-bus specific sequences, protocol, arbitration and timing with no external timing element required.

The PCA9564 is similar to the PCF8584 but operates at lower voltages and higher I<sup>2</sup>C frequencies. Other enhancements requested by design engineers have also been incorporated.

Characteristic	PCA9564	PCF8584	Comments
Voltage range	2.3–3.6 V	4.5–5.5 V	PCA9564 is 5 V tolerant
Maximum master mode I <sup>2</sup> C frequency	360 kHz	90 kHz	Faster I <sup>2</sup> C interface
Maximum slave mode I <sup>2</sup> C frequency	400 kHz	100 kHz	Faster I <sup>2</sup> C interface
Clock source	Internal	External	Less expensive and more flexible with internal oscillator
Parallel interface	Fast 50 MHz	Slow	Compatible with faster processors

While the PCF8584 supported most parallel-bus microcontrollers/ microprocessors including the Intel 8049/8051, Motorola 6800/68000 and the Zilog Z80, the PCA9564 has been designed to be very similar to the Philips standard 80C51 microcontroller I<sup>2</sup>C hardware so the devices are not code compatible. Additionally, the PCA9564 does not support the bus monitor "Snoop" mode nor the long distance mode and is not footprint compatible with the PCF8584.


### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
20-Pin Plastic DIP	–40 °C to +85 °C	PCA9564N	PCA9564N	SOT146-1
20-Pin Plastic SO	–40 °C to +85 °C	PCA9564D	PCA9564D	SOT163-1
20-Pin Plastic TSSOP	–40 °C to +85 °C	PCA9564PW	PCA9564	SOT360-1
20-Pin Plastic HVQFN	–40 °C to +85 °C	PCA9564BS	9564	SOT662-1


Standard packing quantities and other packaging data are available at www.philipslogic.com/packaging.

### PCA9564

### PIN CONFIGURATION — DIP, SO, TSSOP



### **PIN CONFIGURATION — HVQFN**



### **PIN DESCRIPTION**

PIN NUM	IBER	PIN						
DIP, SO, TSSOP	HVQFN	SYMBOL	TYPE	NAME AND FUNCTION				
1, 2, 3, 4, 5, 6, 7, 8	1, 2, 3, 4, 5, 18, 19, 20	D0D7	I/O	<b>Data Bus:</b> Bi-directional 3-State data bus used to transfer commands, data and status between the controller and the CPU. D0 is the least significant bit.				
9	6	DNU		Do not use: must be left floating (pulled LOW internally)				
10	7	V <sub>SS</sub>	Pwr	Ground				
11	8	WR	I	Write Strobe: When LOW and $\overline{CE}$ is also LOW, the contents of the data bus is loaded into the addressed register. The transfer occurs on the rising edge of the signal.				
12	9	RD	I	<b>Read Strobe:</b> When LOW and $\overline{CE}$ is also LOW, causes the contents of the addressed register to be presented on the data bus. The read cycle begins on the falling edge of $\overline{RD}$ .				
13	10	CE	I	<b>Chip Enable:</b> Active-LOW input signal. When LOW, data transfers between the CPU and the controller are enabled on D0–D7 as controlled by the $\overline{WR}$ , $\overline{RD}$ and A0–A1 inputs. When HIGH, places the D0–D7 lines in the 3-State condition.				
14, 15	11, 12	A0, A1	I	Address Inputs: Selects the controller internal registers and ports for read/write operations.				
16	13	INT	0	Interrupt Request: Active-LOW, open-drain, output. This pin requires a pull-up device.				
17	14	RESET	I	Reset: A LOW level clears internal registers resets the I <sup>2</sup> C state machine.				
18	15	SCL	I/O	l <sup>2</sup> C-bus serial clock input/output (open-drain).				
19	16	SDA	I/O	l <sup>2</sup> C-bus serial data input/output (open-drain).				
20	17	V <sub>DD</sub>	Pwr	Power Supply: 2.3 to 3.6 V				




Figure 1. Block diagram

### FUNCTIONAL DESCRIPTION

#### General

The PCA9564 acts as an interface device between standard high-speed parallel buses and the serial I<sup>2</sup>C-bus. On the I<sup>2</sup>C-bus, it can act either as master or slave. Bidirectional data transfer between the I<sup>2</sup>C-bus and the parallel-bus microcontroller is carried out on a byte-wise basis, using either an interrupt or polled handshake.

#### Internal Oscillator

The PCA9564 contains an internal 9 MHz oscillator which is used for all I<sup>2</sup>C timing. The oscillator requires up to 500  $\mu$ s to start-up after ENSIO bit is set to "1".

#### Registers

The PCA9564 contains four registers which are used to configure the operation of the device as well as to send and receive serial data.

The registers are selected by setting pins A0 and A1 to the appropriate logic levels before a read or write operation is executed.

**CAUTION:** Do not write to I<sup>2</sup>C registers while the I<sup>2</sup>C-bus is busy and the SIO is in master or addressed slave mode.

REGISTER NAME	REGISTER FUNCTION	A1	A0	READ/ WRITE	DEFAULT
I2CSTA	Status	0	0	R	F8h
I2CTO	Time-out	0	0	W	FFh
I2CDAT	Data	0	1	R/W	00h
I2CADR	Own address	1	0	R/W	00h
I2CCON	Control	1	1	R/W	00h

The Time-out Register, I2CTO: The time-out register is used to determine the maximum time that SCL is allowed to be LOW before the I<sup>2</sup>C state machine is reset.

When the I<sup>2</sup>C interface is operating, I2CTO is loaded in the time-out counter at every SCL transition.



The most significant bit of I2CTO (TE) is used as a time-out enable/disable. A "1" will enable the time-out function. The time-out period =  $(I2CTO[6:0] + 1) \times 113.7 \,\mu$ s. The time-out value may vary some and is an approximate value.

The time-out register can be used in the following cases:

- When the SIO, in the master mode, wants to send a START condition and the SCL line is held LOW by some other device. The SIO waits a time period equivalent to the time-out value for the SCL to be released. In case it is not released, the SIO concludes that there is a bus error, loads 90H in the I2CSTA register, generates an interrupt signal and releases the SCL and SDA lines. After the microcontroller reads the status register, it needs to send an external reset in order to reset the SIO.
- In the master mode, the time-out feature starts every time the SCL goes LOW. If SCL stays LOW for a time period equal to or greater than the time-out value, the SIO concludes there is a bus error and behaves in the manner described above.
- 3. In case of a forced access to the I<sup>2</sup>C-bus. (See more details on page 15.)

The Address Register, I2CADR: I2CADR is not affected by the SIO hardware. The contents of this register are irrelevant when SIO is in a master mode. In the slave modes, the seven most significant bits must be loaded with the microcontroller's own slave address.

	7	6	5	4	3	2	1	0
I2CADR	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	0
	•		ov	n slave a	dress		•	

The most significant bit corresponds to the first bit received from the I<sup>2</sup>C-bus after a start condition. A logic 1 in I2CADR corresponds to a HIGH level on the I<sup>2</sup>C-bus, and a logic 0 corresponds to a LOW level on the bus. The least significant bit is not used but should be programmed with a '0'.

The Data Register, I2CDAT: I2CDAT contains a byte of serial data to be transmitted or a byte which has just been received. In master mode, this includes the slave address that the master wants to send out on the I<sup>2</sup>C-bus, with the most significant bit of the slave address in the SD7 bit position and the Read/Write bit in the SD0 bit position. The CPU can read from and write to this 8-bit register while it is not in the process of shifting a byte. This occurs when SIO is in a defined state and the serial interrupt flag is set. Data in I2CDAT remains stable as long as SI is set. Whenever the SIO generates an interrupt, the I2CDAT registers contain the data byte that was just transferred on the I<sup>2</sup>C-bus.

**NOTE:** The I2CDAT register will capture the serial address as data when addressed via the serial bus. Also, the data register will continue to capture data from the serial bus during 38H so the I2CDAT register will need to be reloaded when the bus becomes free.

	7	6	5	4	3	2	1	0	
I2CDAT	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	

#### • SD7 - SD0:

Eight bits to be transmitted or just received. A logic 1 in I2CDAT corresponds to a HIGH level on the I<sup>2</sup>C-bus, and a logic 0 corresponds to a LOW level on the bus.

**The Control Register, I2CCON:** The microcontroller can read from and write to this 8-bit register. Two bits are affected by the SIO hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the I<sup>2</sup>C-bus. A Write to the I2CCON register via the parallel interface automatically clears the SI bit, which causes the Serial Interrupt line to be de-asserted and the next clock pulse on the SCL line to be generated. Since none of the registers should be written to via the parallel interface once the Serial Interrupt line has been de-asserted, all the other registers that need to be modified should be written to before the content of the I2CCON register is modified.

	7	6	5	4	3	2	1	0
I2CCON	AA	ENSIO	STA	STO	SI	CR2	CR1	CR0

ENSIO, THE SIO ENABLE BIT

ENSIO = "0": When ENSIO is "0", the SDA and SCL outputs are in a high impedance state. SDA and SCL input signals are ignored, SIO is in the "not addressed" slave state.

ENSIO = "1": When ENSIO is "1", SIO is enabled.

After the ENSIO bit is set, it takes 500  $\mu s$  for the internal oscillator to start up, therefore, the PCA9564 will enter either the master or the slave mode after this time. ENSIO should not be used to temporarily

PCA9564

# Parallel bus to I<sup>2</sup>C-bus controller

release the PCA9564 from the  $l^2$ C-bus since, when ENSIO is reset, the  $l^2$ C-bus status is lost. The AA flag should be used instead (see description of the AA flag in the following text).

In the following text, it is assumed that ENSIO = "1".

• STA, THE START FLAG

STA = "1": When the STA bit is set to enter a master mode, the SIO hardware checks the status of the I<sup>2</sup>C-bus and generates a START condition if the bus is free. If the bus is not free, then SIO waits for a STOP condition (which will free the bus) and generates a START condition after the minimum buffer time (t<sub>BUF</sub>) has elapsed.

If STA is set while SIO is already in a master mode and one or more bytes are transmitted or received, SIO transmits a repeated START condition. STA may be set at any time. STA may also be set when SIO is an addressed slave.

STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.

STO, THE STOP FLAG

STO = "1": When the STO bit is set while SIO is in a master mode, a STOP condition is transmitted to the  $I^2$ C-bus. When the STOP condition is detected on the bus, the SIO hardware clears the STO flag.

If the STA and STO bits are both set, then a STOP condition is transmitted to the I<sup>2</sup>C-bus if SIO is in a master mode. SIO then transmits a START condition.

STO = "0": When the STO bit is reset, no STOP condition will be generated.

• SI, THE SERIAL INTERRUPT FLAG

SI = "1": When the SI flag is set, then, if the ENSIO bit is also set, a serial interrupt is requested. SI is set by hardware when one of 24 of the 25 possible SIO states is entered. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available.

While SI is set, the LOW period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A HIGH level on the SCL line is unaffected by the serial interrupt flag. SI must be reset by writing "0" to the SI bit. The SI bit cannot be set by the user.

SI = "0": When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.

• AA, THE ASSERT ACKNOWLEDGE FLAG

AA = "1": If the AA flag is set, an acknowledge (LOW level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- The "own slave address" has been received
- A data byte has been received while SIO is in the master receiver mode
- A data byte has been received while SIO is in the addressed slave receiver mode

AA = "0": if the AA flag is reset, a not acknowledge (HIGH level to SDA) will be returned during the acknowledge clock pulse on SCL when:

 A data byte has been received while SIO is in the master receiver mode

- A data byte has been received while SIO is in the addressed slave receiver mode
- "Own slave address" has been received

When SIO is in the addressed slave transmitter mode, state C8H will be entered after the last serial is transmitted (see Figure 5). When SI is cleared, enters the not addressed slave receiver mode, and the SDA line remains at a HIGH level. In state C8H, the AA flag can be set again for future address recognition.

When SIO is in the not addressed slave mode, its own slave address is ignored. Consequently, no acknowledge is returned, and a serial interrupt is not requested. Thus, SIO can be temporarily released from the I<sup>2</sup>C-bus while the bus status is monitored. While SIO is released from the bus, START and STOP conditions are detected, and serial data is shifted in. Address recognition can be resumed at any time by setting the AA flag.

• THE CLOCK RATE BITS, CR2, CR1, AND CR0

Three bits determine the serial clock frequency when SIO is in master mode. The various serial rates are shown in Table 1.

The clock frequencies only take the HIGH and LOW times into consideration. The rise and fall time will cause the actual measured frequency to be lower than expected.

The frequencies shown in Table 1 are unimportant when SIO is in a slave mode. In the slave modes, SIO will automatically synchronize with any clock frequency up to 400 kHz.

CR1	CR0	SERIAL CLOCK FREQUENCY (kHz)
0	0	330
0	1	288
1	0	217
1	1	146
0	0	88 <sup>1</sup>
0	1	59
1	0	44
1	1	36
		0 0 0 1

#### Table 1. Serial Clock Rates

NOTE:

 The clock frequency values are approximate and may vary with temperature, supply voltage, process, and SCL output loading. If normal mode I<sup>2</sup>C parameters must be strictly followed (SCL < 100kHz), it is recommended not to use CR[2:0] = 100 (SCL = 88kHz) since the clock frequency might be slightly higher than 100 kHz under certain temperature, voltage, and process conditions and use CR[2:0] = 101 (SCL = 59 kHz) instead.

**The Status Register, I2CSTA:** I2CSTA is an 8-bit read-only register. The three least significant bits are always zero. The five most significant bits contain the status code. There are 25 possible status codes. When I2CSTA contains F8H, no relevant state information is available and no serial interrupt is requested. All other I2CSTA values correspond to defined SIO states. When each of these states is entered, a serial interrupt is requested (SI = "1").

### More Information on SIO Operating Modes

The four operating modes are:

- Master Transmitter
- Master Receiver
- Slave Receiver
- Slave Transmitter

Data transfers in each mode of operation are shown in Figures 2–5. These figures contain the following abbreviations:

Abbreviation	Explanation
S	Start condition
SLA	7-bit slave address
R	Read bit (HIGH level at SDA)
W	Write bit (LOW level at SDA)
A	Acknowledge bit (LOW level at SDA)
Ā	Not acknowledge bit (HIGH level at SDA)
Data	8-bit data byte
Р	Stop condition

In Figures 2-5, circles are used to indicate when the serial interrupt flag is set. A serial interrupt is not generated when I2CSTA = F8H. This happens on a stop condition. The numbers in the circles show the status code held in the I2CSTA register. At these points, a service routine must be executed to continue or complete the serial transfer. These service routines are not critical since the serial transfer is suspended until the serial interrupt flag is cleared by software.

When a serial interrupt routine is entered, the status code in I2CSTA is used to branch to the appropriate service routine. For each status code, the required software action and details of the following serial transfer are given in Tables 2-6.

**Master Transmitter Mode:** In the master transmitter mode, a number of data bytes are transmitted to a slave receiver (see Figure 2). Before the master transmitter mode can be entered, I2CCON must be initialized as follows:

	7	6	5	4	3	2	1	0
I2CCON	AA	ENSIO	STA	STO	SI	CR2	CR1	CR0
	Х	1	0	0	0	-	– bit rate	

ENSIO must be set to logic 1 to enable SIO. If the AA bit is reset, SIO will not acknowledge its own slave address in the event of another device becoming master of the bus. In other words, if AA is reset, SIO cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by setting the STA bit. The SIO logic will now test the  $l^2$ C-bus and generate a start condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (I2CSTA) will be 08H. This status code must be used to vector to an interrupt service routine that loads I2CDAT with the slave address and the data direction bit (SLA+W). The SI bit in I2CCON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in I2CSTA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 2. After a repeated start condition (state 10H). SIO may switch to the master receiver mode by loading I2CDAT with SLA+R).

Note that a master should never transmit its own slave address.

**Master Receiver Mode:** In the master receiver mode, a number of data bytes are received from a slave transmitter (see Figure 3). The transfer is initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load I2CDAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in I2CCON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in I2CSTA are possible. These are 40H, 48H, or 38H for the master mode and also 68H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 3. ENSIO is not affected by the serial transfer and are not referred to in Table 3. After a repeated start condition (state 10H), SIO may switch to the master transmitter mode by loading I2CDAT with SLA+W.

#### Note that a master should not transmit its own slave address.

**Slave Receiver Mode:** In the slave receiver mode, a number of data bytes are received from a master transmitter (see Figure 4). To initiate the slave receiver mode, I2CADR and I2CCON must be loaded as follows:

	7	6	5	4	3	2	1	0
I2CADR	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	0
	-		owi	n slave ad	dress			

The upper 7 bits are the address to which SIO will respond when addressed by a master.

	7	6	5	4	3	2	1	0
I2CCON	AA	ENSIO	STA	STO	SI	CR2	CR1	CR0
	1	1	0	0	0	х	х	Х

ENSIO must be set to logic 1 to enable SIO. The AA bit must be set to enable SIO to acknowledge its own slave address, STA, STO, and SI must be reset.

When I2CADR and I2CCON have been initialized, SIO waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for SIO to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (I) is set and a valid status code can be read from I2CSTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 4. The slave receiver mode may also be entered if arbitration is lost while SIO is in the master mode (see status 68H).

If the AA bit is reset during a transfer, SIO will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, SIO does not respond to its own slave address. However, the I<sup>2</sup>C-bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO from the I<sup>2</sup>C-bus.




Figure 2. Format and states in the master transmitter mode

#### Product data sheet

# Parallel bus to I<sup>2</sup>C-bus controller




Figure 3. Format and states in the master receiver mode




Figure 4. Format and states in the slave receiver mode




Figure 5. Format and states of the slave transmitter mode

Table 2. Master Transmitter Mode	Table 2.	Master	Transmitter	Mode
----------------------------------	----------	--------	-------------	------

STATUS	STATUS OF THE	APPLICATION SC	OFTWA	RE RES	SPONS	ε	
CODE	I <sup>2</sup> C BUS AND			TO 120	CON		NEXT ACTION TAKEN BY SIO HARDWARE
(I2CSTA)	SIO HARDWARE	TO/FROM I2CDAT	STA	STO	SI	AA	1
08H	A START condition has been transmitted	Load SLA+W	Х	Х	0	X	SLA+W will be transmitted; ACK bit will be received
10H	A repeated START condition has been transmitted	Load SLA+W or Load SLA+R	X X	X X	0 0	X X	As above SLA+R will be transmitted; SIO will be switched to MST/REC mode
18H	SLA+W has been transmitted; ACK has been received	Load data byte or no I2CDAT action or	0	0	0	X X	Data byte will be transmitted; ACK bit will be received Repeated START will be transmitted;
		no I2CDAT action or no I2CDAT action	0 1	1	0 0	X X	STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
20H	SLA+W has been transmitted; NOT ACK	Load data byte or	0	0	0	Х	Data byte will be transmitted; ACK bit will be received
	has been received	no I2CDAT action or no I2CDAT action or	1 0	0 1	0 0	X X	Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset
		no I2CDAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
28H	Data byte in I2CDAT has been transmitted;	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received
	ACK has been received	no I2CDAT action or no I2CDAT action or	1 0	0 1	0 0	X X	Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset
		no I2CDAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
30H	Data byte in I2CDAT has been transmitted;	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received
	NOT ACK has been received	no I2CDAT action or no I2CDAT action or	1 0	0 1	0 0	X X	Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset
		no I2CDAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
38H	Arbitration lost in SLA+W or	No I2CDAT action or	0	0	0	X	I <sup>2</sup> C-bus will be released; not addressed slave will be entered
	Data bytes	No I2CDAT action	1	0	0	X	A START condition will be transmitted when the bus becomes free (STOP or SCL and SDA high)

Table 3. Master Receiver Mode	Table 3.	Master Receive	r Mode
-------------------------------	----------	----------------	--------

STATUS	STATUS OF THE	APPLICATION S	OFTWA		SPONS	E	
CODE	I <sup>2</sup> C BUS AND			TO 120	CCON		NEXT ACTION TAKEN BY SIO HARDWARE
(I2CSTA)	SIO HARDWARE	TO/FROM I2CDAT	STA	STO	SI	AA	1
08H	A START condition has been transmitted	Load SLA+R	Х	Х	0	Х	SLA+R will be transmitted; ACK bit will be received
10H	A repeated START condition has been transmitted	Load SLA+R or Load SLA+W	X X	X X	0 0	X X	As above SLA+W will be transmitted; SIO will be switched to MST/TRX mode
38H	Arbitration lost in NOT ACK bit	No I2CDAT action or No I2CDAT action	0 1	0 0	0 0	X X	I <sup>2</sup> C-bus will be released; SIO will enter a slave mode A START condition will be transmitted when the bus becomes free
40H	SLA+R has been transmitted; ACK has been received	No I2CDAT action or no I2CDAT action	0 0	0 0	0 0	0	Data byte will be received; NOT ACK bit will be returned Data byte will be received; ACK bit will be returned
48H	SLA+R has been transmitted; NOT ACK has been received	No I2CDAT action or no I2CDAT action or no I2CDAT action	1 0 1	0 1 1	0 0 0	X X X	Repeated START condition will be transmitted STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
50H	Data byte has been received; ACK has been returned	Read data byte or read data byte	0 0	0 0	0 0	0 1	Data byte will be received; NOT ACK bit will be returned Data byte will be received; ACK bit will be returned
58H	Data byte has been received; NOT ACK has been returned	Read data byte or read data byte or read data byte	1 0 1	0 1 1	0 0 0	X X X	Repeated START condition will be transmitted STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
38H	Arbitration lost in SLA+R	No I2CDAT action or No I2CDAT action	0 1	0 0	0 0	x x	I <sup>2</sup> C-bus will be released; not addressed slave will be entered A START condition will be transmitted when the bus becomes free

Table 4. Slave Receiver Mod
-----------------------------

STATUS	STATUS OF THE	APPLICATION S	OFTWA	RE RE	SPONS	SE	
CODE	I <sup>2</sup> C BUS AND	TO/FROM I2CDAT		TO I20	CON	-	NEXT ACTION TAKEN BY SIO HARDWARE
(I2CSTA)	SIO HARDWARE	TO/FROM IZCOAT	STA	STO	SI	AA	
60H	Own SLA+W has been received; ACK	No I2CDAT action or	X	Х	0	0	Data byte will be received and NOT ACK will be returned
	has been returned	no I2CDAT action	Х	Х	0	1	Data byte will be received and ACK will be returned
68H	Arbitration lost in SLA+R/W as master; Own SLA+W has	No I2CDAT action or	X	Х	0	0	Data byte will be received and NOT ACK will be returned
	been received, ACK returned	no I2CDAT action	х	х	0	1	Data byte will be received and ACK will be returned
80H	Previously addressed with own SLV address; DATA has	Read data byte or	X	Х	0	0	Data byte will be received and NOT ACK will be returned
	been received; ACK has been returned	read data byte	х	х	0	1	Data byte will be received and ACK will be returned
88H	Previously addressed with own SLA; DATA	Read data byte or	0	Х	0	0	Switched to not addressed SLV mode; no recognition of own SLA
	byte has been received; NOT ACK has been returned	read data byte or	0	х	0	1	Switched to not addressed SLV mode; Own SLA will be recognized
		read data byte or	1	х	0	0	Switched to not addressed SLV mode; no recognition of own SLA. A START condition will be transmitted when the bus becomes free
		read data byte	1	х	0	1	Switched to not addressed SLV mode; Own SLA will be recognized. A START condition will be transmitted when the bus becomes free.
A0H	A STOP condition or repeated START	No I2CDAT action or	0	Х	0	0	Switched to not addressed SLV mode; no recognition of own SLA
	condition has been received while still addressed as	No I2CDAT action or	0	х	0	1	Switched to not addressed SLV mode; Own SLA will be recognized
	SLV/REC	No I2CDAT action or	1	х	0	0	Switched to not addressed SLV mode; no recognition of own SLA. A START condition will be transmitted when the bus becomes free
		No I2CDAT action	1	х	0	1	Switched to not addressed SLV mode; Own SLA will be recognized. A START condition will be transmitted when the bus becomes free.

# PCA9564

Table 5. Slave Transmitter Mode	Table 5.	Slave	Transmitter	Mode
---------------------------------	----------	-------	-------------	------

STATUS	STATUS OF THE	APPLICATION SC	OFTWA	RE RE	SPON	SE	
CODE	I <sup>2</sup> C BUS AND	TO/FROM I2CDAT		TO I20	CON		NEXT ACTION TAKEN BY SIO HARDWARE
(I2CSTA)	SIO HARDWARE	TO/FROM IZCDAT	STA	STO	SI	AA	
A8H	Own SLA+R has been received; ACK	Load data byte or	Х	Х	0	0	Last data byte will be transmitted and ACK bit will be received
	has been returned	load data byte	Х	Х	0	1	Data byte will be transmitted; ACK will be received
B0H	Arbitration lost in SLA+R/W as master;	Load data byte or	Х	Х	0	0	Last data byte will be transmitted and ACK bit will be received
	Own SLA+R has been received, ACK has been returned	load data byte	Х	х	0	1	Data byte will be transmitted; ACK bit will be received
B8H	Data byte in I2CDAT has been transmitted;	Load data byte or	Х	Х	0	0	Last data byte will be transmitted and ACK bit will be received
	ACK has been received	load data byte	Х	Х	0	1	Data byte will be transmitted; ACK bit will be received
C0H	Data byte in I2CDAT has been transmitted;	No I2CDAT action or	0	Х	0	0	Switched to not addressed SLV mode; no recognition of own SLA
	NOT ACK has been received	no I2CDAT action or	0	Х	0	1	Switched to not addressed SLV mode; Own SLA will be recognized
		no I2CDAT action or	1	Х	0	0	Switched to not addressed SLV mode; no recognition of own SLA. A START condition will be transmitted when the bus becomes free
		no I2CDAT action	1	х	0	1	Switched to not addressed SLV mode; Own SLA will be recognized. A START condition will be transmitted when the bus becomes free.
C8H	Last data byte in I2CDAT has been	No I2CDAT action or	0	Х	0	0	Switched to not addressed SLV mode; no recognition of own SLA
	transmitted (AA = 0); ACK has been	no I2CDAT action or	0	Х	0	1	Switched to not addressed SLV mode; Own SLA will be recognized
	received	no I2CDAT action or	1	Х	0	0	Switched to not addressed SLV mode; no recognition of own SLA. A START condition will be transmitted when the bus becomes free
		no I2CDAT action	1	Х	0	1	Switched to not addressed SLV mode; Own SLA will be recognized. A START condition will be transmitted when the bus becomes free.

### Table 6. Miscellaneous States

STATUS	STATUS OF THE	APPLICATION SC	OFTWA	RE RE	SPONS	6E	
CODE	I <sup>2</sup> C BUS AND	TO/FROM I2CDAT		TO I20	CON		NEXT ACTION TAKEN BY SIO HARDWARE
(I2CSTA)	SIO HARDWARE	TO/FROM IZCDAT	STA	STO	SI	AA	
F8H	On reset or STOP	No I2CDAT action	1	Х	0	Х	Go into master mode; send START
		No I2CDAT action	0	Х	0	0	No recognition of own SLA
		No I2CDAT action	0	Х	0	1	Will recognize own SLA
70H	Bus error SDA stuck LOW						Reset SIO (Requires reset to return to state F8H)
90H	Bus error SCL stuck LOW						Reset SIO (Requires reset to return to state F8H)
00H	Bus error during master or slave mode, due to illegal START or STOP condition					Reset SIO (Requires reset to return to state F8H)	

PCA9564

# Parallel bus to I<sup>2</sup>C-bus controller

Slave Transmitter Mode: In the slave transmitter mode, a number of data bytes are transmitted to a master receiver (see Figure 5). Data transfer is initialized as in the slave receiver mode. When I2CADR and I2CCON have been initialized, SIO waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for SIO to operate in the slave transmitter mode. After its own slave address and the R bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from I2CSTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 5. The slave transmitter mode may also be entered if arbitration is lost while SIO is in the master mode (see state B0H).

If the AA bit is reset during a transfer, SIO will transmit the last byte of the transfer and enter state C8H. SIO is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, SIO does not respond to its own slave address. However, the I<sup>2</sup>C-bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO from the I<sup>2</sup>C-bus.

**Miscellaneous States:** There are four I2CSTA codes that do not correspond to a defined SIO hardware state (see Table 6). These are discussed below.

#### I2CSTA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs on a STOP condition and when SIO is not involved in a serial transfer.

#### I2CSTA = 00H:

This status code indicates that a bus error has occurred during an SIO serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal SIO signals. When a bus error occurs, SI is set. To recover from a bus error, the microcontroller must send an external reset signal to reset the SIO.

#### I2CSTA = 70H:

This status code indicates that the SDA line is stuck LOW when the SIO, in master mode, is trying to send a START condition.

#### I2CSTA = 90H:

This status code indicates that the SCL line is stuck LOW.

**Some Special Cases:** The SIO hardware has facilities to handle the following special cases that may occur during a serial transfer:

• SIMULTANEOUS REPEATED START CONDITIONS FROM TWO MASTERS

A repeated START condition may be generated in the master transmitter or master receiver modes. A special case occurs if another master simultaneously generates a repeated START condition (see Figure 6). Until this occurs, arbitration is not lost by either master since they were both transmitting the same data.

If the SIO hardware detects a repeated START condition on the I<sup>2</sup>C-bus before generating a repeated START condition itself, it will use the repeated START as its own and continue with the sending of the slave address.

DATA TRANSFER AFTER LOSS OF ARBITRATION

Arbitration may be lost in the master transmitter and master receiver modes. Loss of arbitration is indicated by the following states in I2CSTA; 38H, 68H, and B0H (see Figures 2 and 3).

**NOTE:** In order to exit state 38H, a Timeout, Reset, or external Stop are required.

If the STA flag in I2CCON is set by the routines which service these states, then, if the bus is free again, a START condition (state 08H) is transmitted without intervention by the CPU, and a retry of the total serial transfer can commence.

FORCED ACCESS TO THE I<sup>2</sup>C BUS

In some applications, it may be possible for an uncontrolled source to cause a bus hang-up. In such situations, the problem may be caused by interference, temporary interruption of the bus or a temporary short-circuit between SDA and SCL.

If an uncontrolled source generates a superfluous START or masks a STOP condition, then the l<sup>2</sup>C-bus stays busy indefinitely. If the STA flag is set and bus access is not obtained within a reasonable amount of time, then a forced access to the l<sup>2</sup>C-bus is possible. If the l<sup>2</sup>C-bus stays idle for a time period equal to the time out period, then the '64 concludes that no other master is using the bus and sends a START condition.




Figure 6. Simultaneous repeated START conditions from 2 masters






Figure 7. Forced access to a busy I<sup>2</sup>C-bus

#### I<sup>2</sup>C BUS OBSTRUCTED BY A LOW LEVEL ON SCL OR SDA

An I<sup>2</sup>C-bus hang-up occurs if SDA or SCL is pulled LOW by an uncontrolled source. If the SCL line is obstructed (pulled LOW) by a device on the bus, no further serial transfer is possible, and the SIO hardware cannot resolve this type of problem. When this occurs, the problem must be resolved by the device that is pulling the SCL bus line LOW.

When the SCL line stays LOW for a period equal to the time-out value, the '64 concludes that this is a bus error and behaves in a manner described on page 5 under "Time-out Register".

If the SDA line is obstructed by another device on the bus (e.g., a slave device out of bit synchronization), the problem can be solved by transmitting additional clock pulses on the SCL line (see Figure 8). The SIO hardware sends out nine clock pulses followed by the STOP condition. If the SDA line is released by the slave pulling it LOW, a normal START condition is transmitted by the SIO, state 08H is entered and the serial transfer continues. If the SDA line is not released by the slave pulling it LOW, then the SIO concludes that there is a bus error, loads 70H in I2CSTA, generates an interrupt signal, and releases the SCL and SDA lines. After the

microcontroller reads the status register, it needs to send an external reset signal in order to reset the SIO.

If a forced bus access occurs or a repeated START condition is transmitted while SDA is obstructed (pulled LOW), the SIO hardware performs the same action as described above. In each case, state 08H is entered after a successful START condition is transmitted and normal serial transfer continues. Note that the CPU is not involved in solving these bus hang-up problems.

### Bus Error

A bus error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data or an acknowledge bit.

The SIO hardware only reacts to a bus error when it is involved in a serial transfer either as a master or an addressed slave. When a bus error is detected, SIO releases the SDA and SCL lines, sets the interrupt flag, and loads the status register with 00H. This status code may be used to vector to a service routine which either attempts the aborted serial transfer again or simply recovers from the error condition as shown in Table 6. The microcontroller must send an external reset signal to reset the SIO.




Figure 8. Recovering from a bus obstruction caused by a LOW level on SDA

### PCA9564

### I<sup>2</sup>C-BUS TIMING DIAGRAMS

The diagrams (Figures 9 to 12) illustrate typical timing diagrams for the PCA9564 in master/slave functions.





Figure 9. Bus timing diagram; master transmitter mode






Figure 11. Bus timing diagram; slave transmitter mode




Figure 12. Bus timing diagram; slave receiver mode




Figure 13. Application diagram using the 80C51

PCA9564

# Parallel bus to I<sup>2</sup>C-bus controller

### SPECIFIC APPLICATIONS

The PCA9564 is a parallel bus to I<sup>2</sup>C bus controller that is designed to allow "smart" devices to interface with I<sup>2</sup>C or SMBus components, where the "smart" device does not have an integrated I<sup>2</sup>C port and the designer does not want to "bit-bang" the I<sup>2</sup>C port. The PCA9564 can also be used to add more I<sup>2</sup>C ports to "smart" devices, provide a higher frequency, lower voltage migration path for the PCF8584 and convert 8 bits of parallel data to a serial bus to avoid running multiple traces across the PC board.

### ADD I<sup>2</sup>C BUS PORT

As shown in Figure 14, the PCA9564 converts 8-bits of parallel data into a multiple master capable I<sup>2</sup>C port for microcontrollers, microprocessors, custom ASICs, DSPs, etc., that need to interface with I<sup>2</sup>C or SMBus components.




Figure 14. Adding I<sup>2</sup>C Bus Port Application

### ADD ADDITIONAL I<sup>2</sup>C BUS PORTS

The PCA9564 can be used to convert 8-bit parallel data into additional multiple master capable I<sup>2</sup>C port as shown in Figure 15. It is used if the microcontroller, microprocessor, custom ASIC, DSP, etc., already have an I<sup>2</sup>C port but need one or more additional I<sup>2</sup>C ports to interface with more I<sup>2</sup>C or SMBus components or components that cannot be located on the same bus (e.g., 100 kHz and 400 kHz slaves on different buses so that each bus can operate at its maximum potential).




Figure 15. Adding Additional I<sup>2</sup>C Bus Ports Application

#### PCA8584 MIGRATION PATH

The PCA9564 does the same type of parallel to serial conversion as the PCF8584. Although not footprint or code compatible, the PCA9564 provides improvements such as:

- 1. Operating at 3.3 V and 2.5 V voltage nodes with 5 V tolerant I/Os
- 2. Allows interface with I<sup>2</sup>C or SMBus components at speeds up to 400 kHz.
- 3. Built-in oscillator provides a cost effective solution since the external clock input is no longer required.
- 4. Parallel data can be exchanged at speeds up to 50 MHz allowing the use of faster processors.




Figure 16. PCF8584 Migration Path

### CONVERT 8 BITS OF PARALLEL DATA INTO I<sup>2</sup>C SERIAL DATA STREAM

Functioning as a slave transmitter, the PCA9564 can convert 8-bit parallel data into a two-wire I<sup>2</sup>C data stream as is shown in Figure 17. This would prevent having to run 8 traces across the entire width of the PC board.




Figure 17. Converting Parallel to Serial Data Application

### PCA9564

### **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage		-0.3	4.6	V
VI	Voltage range (any input)		-0.8	6.0 <sup>1</sup>	V
lı	DC input current (any input)		-10	10	mA
Ι <sub>Ο</sub>	DC output current (any output)		-10	10	mA
P <sub>tot</sub>	Total power dissipation		—	300	mW
PO	Power dissipation per output		—	50	mW
T <sub>amb</sub>	Operating ambient temperature		-40	+85	°C
T <sub>stg</sub>	Storage temperature		-65	+150	°C

NOTE:

1. 5.5 V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 4.6 V steady state voltage tolerance on inputs and outputs when no supply voltage is present.

### HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "Handling MOS devices".

### **DC CHARACTERISTICS**


 $V_{DD}$  = 2.3 V to 3.6 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supplies		•				
V <sub>DD</sub>	Supply voltage		2.3	—	3.6	V
1	Supply ourrent	standby	—	0.1	3.0	μA
DD	Supply current	operating - no load	—	—	6.0	mA
VPOR	Power-on Reset voltage		- 1	1.8	2.2	V
nputs WR,	, RD, A0, A1, CE, RESET				•	
VIL	LOW level input voltage		0	—	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	—	5.5 <sup>1</sup>	V
١L	Leakage current	Input; V <sub>I</sub> = 0 V or 5.5 V	-1	—	1	μA
CI	Input capacitance	$V_{I} = V_{SS} \text{ or } V_{DD}$	—	1.7	3	pF
nputs/outp	outs D0 to D7				•	
V <sub>IL</sub>	LOW level input voltage		0	—	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	—	5.5 <sup>1</sup>	V
I <sub>OH</sub>	HIGH level output current	V <sub>OH</sub> = V <sub>DD</sub> - 0.4 V	-4.0	-7.0	<u> </u>	mA
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	4.0	8.0	<u> </u>	mA
١L	Leakage current	Input; V <sub>I</sub> = 0 V or 5.5 V	-1	—	1	μA
CIO	Input/output capacitance	$V_{I} = V_{SS} \text{ or } V_{DD}$	—	2.4	4	pF
SDA and S	CL				-	
VIL	LOW level input voltage		0	—	0.3 V <sub>DD</sub>	V
VIH	HIGH level input voltage		0.7 V <sub>DD</sub>	—	5.5 <sup>1</sup>	V
I.	Leakage current	Input/output; $V_I = 0 V \text{ or } 3.6 V$	-1	—	1	μA
۱L		Input/output; V <sub>I</sub> = 5.5 V	-1	—	10	μΑ
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	5.0	8.5	- 1	mA
CIO	Input/output capacitance	$V_{I} = V_{SS} \text{ or } V_{DD}$	- 1	2.5	4	pF
Outputs IN	Ť		-		•	-
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	3.0	—	—	mA
١L	Leakage current	V <sub>O</sub> = 0 or 3.6 V	-1	—	1	μA
CO	Output capacitance	$V_{I} = V_{SS} \text{ or } V_{DD}$	1 - 1	2.1	4	pF

NOTE:

1. 5.5 V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 4.6 V steady state voltage tolerance on inputs and outputs when no supply voltage is present.

### PCA9564



#### Figure 18. Definition of timing

### I<sup>2</sup>C-BUS TIMING SPECIFICATIONS

All the timing limits are valid within the operating supply voltage and ambient temperature range;  $V_{DD}$  = 2.5 V ± 0.2 V and 3.3 V ± 0.3 V,  $T_{amb}$  = -40 to +85 °C; and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage of  $V_{SS}$  to  $V_{DD}$ .

SYMBOL	PARAMETER		RD MODE BUS		MODE BUS	UNITS
		MIN	MAX	MIN	MAX	
f <sub>SCL</sub>	Operating frequency	0	100	0	400	kHz
t <sub>BUF</sub>	Bus free time between STOP and START conditions	4.7	—	1.3	—	μs
t <sub>HD;STA</sub>	Hold time after (repeated) START condition	4.0	—	0.6	—	μs
t <sub>SU;STA</sub>	Repeated START condition setup time	4.7	—	0.6	—	μs
t <sub>SU;STO</sub>	Setup time for STOP condition	4.0	—	0.6	—	μs
t <sub>HD;DAT</sub>	Data in hold time	0	—	0	—	ns
t <sub>VD;ACK</sub>	Valid time for ACK condition	—	0.6	—	0.6	μs
t <sub>VD;DAT(L)</sub>	Data out valid time LOW	—	0.6	_	0.6	μs
t <sub>VD;DAT(H)</sub>	Data out valid time HIGH	—	0.6	_	0.6	μs
t <sub>SU;DAT</sub>	Data setup time	250	—	100	—	ns
t <sub>LOW</sub>	Clock LOW period	4.7	—	1.3	—	μs
t <sub>HIGH</sub>	Clock HIGH period	4.0	—	0.6	—	μs
t <sub>F</sub>	Clock/Data fall time	_	0.3	_	0.3	μs
t <sub>R</sub>	Clock/Data rise time	—	1	_	0.3	μs
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filters	_	50	_	50	ns

### PCA9564




Figure 19. Reset timing




Figure 20. Bus timing

### PCA9564

AC CHARACTERISTICS (3.3 VOLT) <sup>1, 2, 3</sup>  $V_{CC} = 3.3 V \pm 3.0 V$ ,  $T_{amb} = -40$  to +85 °C, unless otherwise specified. (See page 25 for 2.5 V.)

			LIMITS		
SYMBOL	PARAMETER	Min	Max	UNIT	
Reset Timin	g (See Figure 19)			-	
t <sub>WRES</sub>	Reset pulse width 10 —				
t <sub>RES</sub> 4,5	Time to reset	250	—	ns	
t <sub>REC</sub>	Reset recovery time	0	—	ns	
Bus Timing	(See Figure 20, 21)				
t <sub>AS</sub>	A0–A1 setup time to RD, WR LOW	0	—	ns	
t <sub>AH</sub>	A0–A1 hold time from RD, WR LOW	7	—	ns	
t <sub>CS</sub>	CE setup time to RD, WR LOW	0	—	ns	
t <sub>CH</sub>	CE Hold time from RD, WR LOW	0	—	ns	
t <sub>RW</sub>	WR, RD pulse width (Low time)	7	—	ns	
t <sub>DD</sub>	Data valid after RD and CE LOW	—	17	ns	
t <sub>DF</sub>	Data bus floating after RD or CE HIGH	_	17	ns	
t <sub>DS</sub>	Data bus setup time before WR or CE HIGH (write cycle) 7 –				
t <sub>DH</sub>	Data hold time after WR HIGH 0 —				
t <sub>RWD</sub>	High time between read and/or write cycles	12	—	ns	

NOTES:

1. Parameters are valid over specified temperature and voltage range.

All voltage measurements are referenced to ground (GND). For testing, all inputs swing between 0 V and 3.0 V with a transition time of 5 ns maximum. All time measurements are referenced at input voltages of 1.5 V and output voltages shown in Figures 20–21.

Test conditions for outputs:  $C_L = 50 \text{ pF}$ ,  $R_L = 500 \Omega$ , except open drain outputs. Test conditions for open drain outputs:  $C_L = 50 \text{ pF}$ ,  $R_L = 1 \text{ k}\Omega$ 3. pullup to V<sub>DD</sub>.

Resetting the device while actively communicating on the bus may cause glitches or an errant STOP condition.
 Upon reset, the full delay will be the sum of t<sub>RES</sub> and the RC time constant of the SDA and SCL bus.

### PCA9564

AC CHARACTERISTICS (2.5 VOLT) <sup>1, 2, 3</sup>  $V_{CC}$  = 2.5 V ± 0.2 V, T<sub>amb</sub> = -40 to +85 °C, unless otherwise specified. (See page 24 for 3.3 V.)

			LIMITS		
SYMBOL	PARAMETER	Min	Max	UNIT	
Reset Timin	ng (See Figure 19)			-	
t <sub>WRES</sub>	Reset pulse width	10 — ns			
t <sub>RES</sub> 4,5	Time to reset	250	—	ns	
t <sub>REC</sub>	Reset recovery time	0	—	ns	
Bus Timing	(See Figure 20, 21)				
t <sub>AS</sub>	A0-A1 setup time to RD, WR LOW	0	—	ns	
t <sub>AH</sub>	A0–A hold time from RD, WR LOW	9	—	ns	
t <sub>CS</sub>	CE setup time to RD, WR LOW	0	-	ns	
t <sub>CH</sub>	CE Hold time from RD, WR LOW	0	-	ns	
t <sub>RW</sub>	WR, RD pulse width (low time)	9	—	ns	
t <sub>DD</sub>	Data valid after RD and CE LOW	—	22	ns	
t <sub>DF</sub>	Data bus floating after RD or CE HIGH - 17				
t <sub>DS</sub>	Data bus setup time before WR or CE HIGH (write cycle) 8 —				
t <sub>DH</sub>	Data hold time after WR HIGH 0 —				
t <sub>RWD</sub>	High time between read and/or write cycles	—	ns		

NOTES:

1. Parameters are valid over specified temperature and voltage range.

All voltage measurements are referenced to ground (GND). For testing, all inputs swing between 0 V and 3.0 V with a transition time of 5 ns maximum. All time measurements are referenced at input voltages of 1.5 V and output voltages shown in Figures 20–21.

Test conditions for outputs:  $C_L = 50 \text{ pF}$ ,  $R_L = 500 \Omega$ , except open drain outputs. Test conditions for open drain outputs:  $C_L = 50 \text{ pF}$ ,  $R_L = 1 \text{ k}\Omega$ 3. pullup to V<sub>DD</sub>.

Resetting the device while actively communicating on the bus may cause glitches or an errant STOP condition.
 Upon reset, the full delay will be the sum of t<sub>RES</sub> and the RC time constant of the SDA and SCL bus.




Figure 21.  $t_{DD}$  and  $t_{DF}$  times




Figure 22. Test circuitry for switching times




OUTLINE

VERSION

SOT146-1

Note





SOT146-1

### PCA9564

JEITA

SC-603

0.009

REFERENCES

1.045

0.24

0.12

0.31

EUROPEAN

PROJECTION

 $\odot$ 

0.33

**ISSUE DATE** 

99-12-27

03-02-13

0.015

JEDEC

MS-001


0.051


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


IEC

# PCA9564

Product data sheet







# HVQFN20: plastic thermal enhanced very thin quad flat package; no leads; 20 terminals; body 5 x 5 x 0.85 mm

PCA9564

### **REVISION HISTORY**

Rev	Date	Description	
_3	20040625	Product data sheet (9397 750 13272). Supersedes data of 2003 Apr 02 (9397 750 11353).	
		<ul> <li>Add DIP20 package (features, ordering information, pinning, package outline).</li> </ul>	
		<ul> <li>Block diagram replaced with new drawing.</li> </ul>	
		• Functional description; Registers; The Control Register, I2CCON: (the last 2) sentences added to paragraph.	
_2	20030402	Product data (9397 750 11353). ECN 853-2419 29715 Dated 24 March 2003. Supersedes Objective data of 2003 Feb 26 (9397 750 11153).	
_1	20030226	Objective data (9397 750 11153).	

PCA9564

# Parallel bus to I<sup>2</sup>C-bus controller



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data sheet	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data sheet	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data sheet	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax:

sales.addresses@www.semiconductors.philips.com

For sales offices addresses send e-mail to:

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 06-04

9397 750 13272

Let's make things better.

Document order number:



PHILIPS